Form PTO (Rev. 2-3	2)	9 Partment Patent and Traden	of Commerce nark Office	Atty. Docket No. 034299-688  Applicant:			Serial No. 10/574,315		
	Info	rmation Disclosure	Statement by	Applicant		nt: I Guibert et a	ıl.		
(Use several sheets if necessary)					Filed: March 30, 2005		Group: (to be assigned)		
				U.S. Patent Docu	ments				
Init.	Τ	Document No.	Date	Name	illents	Class	Subclass	Filing	Date
Min	A	5,892,962	04/06/99	Cloutier					
VIV.	В	6,150,839	11/21/00	New et al.					
2/10-		0,130,033							
		-							· .
				`				-	
	l	<u> </u>	<u> </u>						
				Foreign Docum	ents		<del></del>	Teor	alation
nit.	T	Document No.	Date	Country		Class	Subclass	Yes	islation No
		Boomen 140.	- Date	Country			- Juociuss	+	1.10
	<u> </u>			<del> </del>				<del>-  </del>	<del> </del>
	<u> </u>					<del>.</del>			
Mi	С	Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)  Altera, "Flex 8000 Programmable Logic Device Family", pages 361-363 (June 1999)							
	10	DeHon, Andre, "Reconfigurable Architectures for General-Purpose Computing", Ph.D. Thesis, MIT							
<u>um</u>		(Abstract), 368 pages (August 1996)							
No	∤ E	Fujii, Taro, et al., "A Dynamically Reconfigurable Logic Engine With a Multi-Context/Multi-Mode Unified-Cell Architecture", <i>IEEE International Solid-State Circuits Conference</i> , pages 364-365, page 479 (Feb 1999)							
	F Goldstein S Copen et al "PineRench: A Reconfigurable Architecture and Compiler" in I								
VIm	Vol. 33, No. 4, pages 70-77 (April 2000)								
Mar	6	John, L. K. et al., "A Dynamically Reconfigurable Interconnect For Array Processors", ieee Transactions on							
	1.7	Very Large Scale Integration (VLSI) Systems", IEEE, INC., Vol. 6, No. 1, pages 150-157 203-4 (998)							
W 2~	Н	Levine, Benjamin A., et al., "PipeRench: Power and Performance Evaluation of a Programmable Pipelined Datapath", Hot Chips 14, Palo Alto, CA (August 2002)							
•	I	Sassatelli, G., et al., "Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP							
Wh-		Applications", PROCEEDINGS DESING, AUTOMATION AND TEST IN EUROPE (March 2002)							
10-	J	Tau, Edward, et al					ngs of the Third	Canadia	η .
70	K	Workshop on Field JTAG; Test Techn					est Access Ports	nd Rour	dry-
Jan		Scan Architecture'						ind Dom	
C								1 1	
Examiner		2	2			Date Cons	idered 4	23/	ر7
		al if citation consider							ation
i not in c	onior	nance and not consid-	ered. Include a	copy of this form v	with the next	communicati	ion to applicant.		